HEF4027BP Original Integrated Circuit chip in electronics Integrated Circuit Chip Dual JK flip-flop

 
HEF4027B
Dual JK flip-flop
 
General description
The HEF4027B is a edge-triggered dual JK flip-flop which features independent set-direct (SD), clear-direct (CD), clock (CP) inputs and outputs (Q, Q). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH asynchronous clear-direct (CD) and set-direct (SD) inputs are independent and override the J, K, and CP inputs. The outputs are buffered for best system performance. Schmitt trigger action makes the clock input highly tolerant of slower rise and fall times.
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS, or another input. It is also suitable for use over the full industrial (−40 °C to +85 °C) temperature range.
 
Features
■ Fully static operation
■ 5 V, 10 V, and 15 V parametric ratings
■ Standardized symmetrical output characteristics
■ Operates across the full industrial temperature range −40 °C to +85 °C
■ Complies with JEDEC standard JESD 13-B
■ ESD protection:
  ◆ HBM JESD22-A114E exceeds 2000 V
  ◆ MM JESD22-A115-A exceeds 200 V
 
Applications
■ Registers
■ Counters
■ Control circuits
 
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

[1] For DIP16 package: Ptot derates linearly with 12 mW/K above 70 °C.
[2] For SO16 package: Ptot derates linearly with 8 mW/K above 70 °C.
 
Functional diagram

Logic diagram of one flip-flop

Pin configuration

 
 
Stock Offer (Hot Sell)